package hardcaml_of_verilog

  1. Overview
  2. Docs
type t = {
  1. hide_name : Base.int;
  2. bits : Bit.t Base.list;
}