package hardcaml_of_verilog

You can search for identifiers within the package.

in-package search v0.2.0

hardcaml_of_verilog
- Hardcaml_of_verilog
  - Circuit_to_json
  - Expert
    
    Synthesize
    
    Yosys_netlist
    
    Assoc_list
    
    V
    
    Bit
    
    Cell
    
    V
    
    Connection
    
    V
    
    Direction
    
    Int_or_string
    
    Module
    
    V
    
    Netname
    
    V
    
    Parameter
    
    V
    
    Port
    
    V
    
    Port_direction
    
    V
  - Netlist
    
    Bit
    
    Bus
    
    Bus_names
    
    Cell
    
    Module
    
    Parameter
    
    Port
  - Ocaml_module
    
    Rebuild_interfaces
    
    I
    
    All
    
    M
    
    Let_syntax
    
    Let_syntax
    
    Open_on_rhs
    
    Monad_infix
    
    Comb
    
    Make_comb
    
    Comb
    
    Signed
    
    Sop
    
    Typed_math
    
    Unsigned
    
    Uop
    
    Names_and_widths
    
    Of_always
    
    Of_bits
    
    Of_signal
    
    Unsafe_assoc_by_port_name
    
    O
    
    All
    
    M
    
    Let_syntax
    
    Let_syntax
    
    Open_on_rhs
    
    Monad_infix
    
    Comb
    
    Make_comb
    
    Comb
    
    Signed
    
    Sop
    
    Typed_math
    
    Unsigned
    
    Uop
    
    Names_and_widths
    
    Of_always
    
    Of_bits
    
    Of_signal
    
    Unsafe_assoc_by_port_name
    
    X
  - Pass
  - Verilog_circuit
  - Verilog_design
    
    Crunched
    
    Define
    
    Define_value
    
    Defines
    
    Embedded_files
    
    Module
    
    Parameter
    
    Parameters
  - With_interface
    
    Make
    
    I
    
    All
    
    M
    
    Let_syntax
    
    Let_syntax
    
    Open_on_rhs
    
    Monad_infix
    
    Comb
    
    Make_comb
    
    Comb
    
    Signed
    
    Sop
    
    Typed_math
    
    Unsigned
    
    Uop
    
    Names_and_widths
    
    Of_always
    
    Of_bits
    
    Of_signal
    
    Unsafe_assoc_by_port_name
    
    O
    
    All
    
    M
    
    Let_syntax
    
    Let_syntax
    
    Open_on_rhs
    
    Monad_infix
    
    Comb
    
    Make_comb
    
    Comb
    
    Signed
    
    Sop
    
    Typed_math
    
    Unsigned
    
    Uop
    
    Names_and_widths
    
    Of_always
    
    Of_bits
    
    Of_signal
    
    Unsafe_assoc_by_port_name
hardcaml_of_verilog.port
- Hardcaml_port_verilog
  - Make
    
    X

Legend:
Library
Module
Module type
Parameter
Class
Class type

Netlist representing a verilog design synthesized with yosys.

The conversion is done lazily when a module is referenced.

module Bit : sig ... end

module Bus : sig ... end

module Parameter : sig ... end

module Port : sig ... end

module Cell : sig ... end

module Bus_names : sig ... end

module Module : sig ... end

type t

val sexp_of_t : t -> Sexplib0.Sexp.t

val create : 
  ?verbose:Base.bool ->
  ?passes:Pass.t Base.list ->
  Verilog_design.t ->
  t Base.Or_error.t

Synthesize a Verilog_design into a netlist.

val find_module_by_name : t -> Base.string -> Module.t Base.Or_error.t

Get a module from the netlist by module name. Note that conversion actally happens on lookup, hence the error return (this allows us to selectively convert modules from a netlist, without needing all of them to be correct).

val get_all_modules : t -> Module.t Base.list Base.Or_error.t

Return all modules in the netlist

val of_yosys_netlist : 
  Hardcaml_of_verilog__.Yosys_netlist.t ->
  t Base.Or_error.t

Convert a raw yosys netlist.