package hardcaml_of_verilog

  1. Overview
  2. Docs
type t = Bit.t Base.list
val sexp_of_t : t -> Sexplib0.Sexp.t
include Base.Comparator.S with type t := t
type comparator_witness