package hardcaml_of_verilog

  1. Overview
  2. Docs
module Synthesize : sig ... end
module Yosys_netlist : sig ... end

Raw json netlist representation parsed with jsonaf. See Netlist for a cleaned up version.