package hardcaml_of_verilog

  1. Overview
  2. Docs

Module Verilog_design.ParameterSource

include Sexplib0.Sexpable.S with type t := t
Sourceval t_of_sexp : Sexplib0.Sexp.t -> t
Sourceval sexp_of_t : t -> Sexplib0.Sexp.t
include Ppx_compare_lib.Equal.S with type t := t
Sourceval equal : t -> t -> bool
Sourceval create : name:Base.string -> value:Hardcaml.Parameter.Value.t -> t
Sourceval name : t -> Base.string
Sourceval string_of_value : t -> Base.string
OCaml

Innovation. Community. Security.