package hardcaml_of_verilog

  1. Overview
  2. Docs
On This Page
  1. Iterators
package hardcaml_of_verilog
Legend:
Library
Module
Module type
Parameter
Class
Class type
type t
include Sexplib0.Sexpable.S with type t := t
val t_of_sexp : Sexplib0.Sexp.t -> t
val sexp_of_t : t -> Sexplib0.Sexp.t
val create : ?blackbox:Base.bool -> ?parameters:Parameters.t -> ?instantiates:t Base.list -> module_name:Base.string -> path:Base.string -> Base.unit -> t
val override : ?module_name:Base.string -> ?path:Base.string -> ?instantiates:t Base.list -> ?parameters:Parameters.t -> ?blackbox:Base.bool -> t -> t
val blackbox : t -> Base.bool
val parameters : t -> Parameters.t
val module_name : t -> Base.string
val path : t -> Base.string
val instantiates : t -> t Base.list

Iterators

Depth first and call f from the leaves towards the root of the hierarchy.

val iter : t -> f:(t -> Base.unit) -> Base.unit
val map : t -> f:(t -> t) -> t
val flat_map : t -> f:(t -> 'a) -> 'a Base.list

Convert to a list. The "top" of the design is at the head of the list.