package hardcaml_xilinx

  1. Overview
  2. Docs
package hardcaml_xilinx
Legend:
Library
Module
Module type
Parameter
Class
Class type

Single clock Dual Port Memory

val create : ?read_latency:Base.int -> ?arch:Ram_arch.t -> ?byte_write_width:Byte_write_width.t -> ?memory_optimization:Base.bool -> ?cascade_height:Cascade_height.t -> build_mode:Hardcaml.Build_mode.t -> Base.unit -> clock:Hardcaml.Signal.t -> clear:Hardcaml.Signal.t -> size:Base.int -> port_a:Hardcaml.Signal.t Ram_port.t -> port_b:Hardcaml.Signal.t Ram_port.t -> Hardcaml.Signal.t * Hardcaml.Signal.t

Create a Xilinx compatible memory. Uses True_dual_port_ram with appropriate parameters for implementation.