package hardcaml

  1. Overview
  2. Docs
package hardcaml
Legend:
Library
Module
Module type
Parameter
Class
Class type

A Parameter.t is the name and value of a configurable attribute of an instantiated RTL design.

In Verilog they are called parameterss and in VHDL they are called generics.

module Std_logic : sig ... end

9-state VHDL std_logic enumeration

module Std_logic_vector : sig ... end
module Bit_vector : sig ... end
module Value : sig ... end
type t = {
  1. name : Parameter_name.t;
  2. value : Value.t;
}
val compare : t -> t -> Base.Int.t
val sexp_of_t : t -> Ppx_sexp_conv_lib.Sexp.t
include Base.Equal.S with type t := t
val equal : t Base.Equal.equal
module Unstable : sig ... end
val create : name:Base.String.t -> value:Value.t -> t
val find_name_exn : t Base.List.t -> Parameter_name.t -> Value.t
val is_subset : t Base.List.t -> t Base.List.t -> Base.Bool.t

is_subset ts1 ts2 returns true iff every t in ts1 is in ts2.

val sort_by_name : t Base.List.t -> t Base.List.t