package diffast-langs-verilog-parsing

You can search for identifiers within the package.

in-package search v0.2.0

diffast-langs-verilog-parsing
- Verilog_parsing
  - Ast
    
    c
    
    node
  - Common
  - Context
    
    stack
  - Label
  - Label_common
  - Labels
    
    AlwaysSpec
    
    AssignmentOperator
    
    BinaryOperator
    
    BinsSpec
    
    CompilerDirective
    
    ConcurrentAssertion
    
    DataType
    
    DeferredImmediateAssertion
    
    EventExpression
    
    Expression
    
    Gate
    
    IncOrDecOperator
    
    JoinSpec
    
    ModuleSpec
    
    NetType
    
    OverloadOperator
    
    PortDirection
    
    PropertyExpression
    
    Qualifier
    
    SequenceExpression
    
    SimpleImmediateAssertion
    
    Statement
    
    Strength
    
    SystemTask
    
    TimingCheck
    
    UnaryOperator
  - Lib
    
    parser_c
  - Macro
    
    table
  - Parser
    
    Make
    
    Incremental
    
    MenhirInterpreter
    
    Stat
  - Parser_aux
    
    F
    
    Stat
    
    STATE_T
    
    env
  - Printer
  - Scanner
    
    F
    
    A
    
    Stat
    
    TBF
    
    A
    
    Tok
    
    U
    
    Aux
    
    T
    
    branching_buffer
    
    buffer
    
    buffer_base
    
    c
    
    tokensource
    
    U
    
    Aux
    
    T
    
    c
  - Source
    
    c
  - Token
    
    F
    
    Stat
  - Tokenbuffer
    
    F
    
    A
    
    Stat
    
    Tok
    
    U
    
    Aux
    
    T
    
    branching_buffer
    
    buffer
    
    buffer_base
    
    c
    
    tokensource
  - Tokens
    
    Make
    
    MenhirInterpreter
    
    Stat
  - Tokens_
    
    T
    
    MenhirInterpreter
  - Ulexer
    
    F
    
    Aux
    
    Stat
    
    T

Legend:
Library
Module
Module type
Parameter
Class
Class type

val stack : buffer Stack.t

val mutable context : C.t

method get_tag : branch_tag

method get_context : C.t

method branch_tag : branch_tag

method set_context : C.t -> unit

method top : buffer

method new_branch : branch_tag -> unit

method add : Verilog_parsing.Token.qtoken_t -> unit

method iter_branch : (buffer -> unit) -> unit

method iter : (Verilog_parsing.Token.qtoken_t -> unit) -> unit

method select_branches : (C.t -> partial_parser) ->
  buffer * Langs_common.Astloc.t list

method dump : unit