package hardcaml_xilinx_reports

  1. Overview
  2. Docs

Source file hardcaml_xilinx_reports.ml

1
2
3
4
5
6
7
8
(** Run Vivado and create a synthesis timing and utilization report for a design. *)

module Clock = Clock
module Command = Command
module Primitive_group = Primitive_group
module Project = Project
module Report = Report
module Wrap_with_registers = Wrap_with_registers