package hardcaml_xilinx_reports

Define properties of clocks on the top level module. The most important properties are the clock net name and it's period.

Generate a generic command line for performing synthesis runs over a given design.

Primitive group definitions for Xilinx Vivado Ultrascale designs. See ug974.

Vivado synthesis project generation.

Reading of report files generated by the synthesis project.