package hardcaml

Write each circuit into a file in the given directory. The file name consists of the circuit name and the approriate file extension (.v for Verilog and .vhd for VHDL).

Write all circuits into one buffer.

Write all circuits to one out channel.

Write all circuits into one file.