package systemverilog

  1. Overview
  2. Docs

Module Grammar_types.IntegerVectorTypeSource

Sourcetype t =
  1. | Bit
  2. | Logic
  3. | Reg