package systemverilog

  1. Overview
  2. Docs

Module Grammar.IntegerVectorTypeSource

include module type of Grammar_types.IntegerVectorType
Sourcetype t =
  1. | Bit
  2. | Logic
  3. | Reg
Sourceval to_s : t -> string