package hardcaml_verify

You can search for identifiers within the package.

in-package search v0.2.0

On This Page

Parameters
Signature

hardcaml_verify
- Hardcaml_verify
  - Nusmv
    
    Counter_example_trace
hardcaml_verify.kernel
- Hardcaml_verify_kernel
  - Basic_gates
    
    Uid
  - Cnf
    
    Conjunction
    
    Disjunction
    
    Literal
    
    Model
    
    Model_with_bits
    
    Model_with_vectors
  - Comb_gates
    
    Signed
    
    Sop
    
    Typed_math
    
    Unsigned
    
    Uop
  - Dimacs
  - Is_one_hot
    
    Make
    
    Comb
    
    Signed
    
    Sop
    
    Typed_math
    
    Unsigned
    
    Uop
  - Label
    
    Uid
  - Nusmv
    
    Circuit_properties
    
    Counter_example_trace
    
    Output_parser
    
    Proof_result
    
    With_interface
    
    I
    
    All
    
    M
    
    Let_syntax
    
    Let_syntax
    
    Open_on_rhs
    
    Monad_infix
    
    Comb
    
    Make_comb
    
    Comb
    
    Signed
    
    Sop
    
    Typed_math
    
    Unsigned
    
    Uop
    
    Names_and_widths
    
    Of_always
    
    Of_bits
    
    Of_signal
    
    Unsafe_assoc_by_port_name
    
    O
    
    All
    
    M
    
    Let_syntax
    
    Let_syntax
    
    Open_on_rhs
    
    Monad_infix
    
    Comb
    
    Make_comb
    
    Comb
    
    Signed
    
    Sop
    
    Typed_math
    
    Unsigned
    
    Uop
    
    Names_and_widths
    
    Of_always
    
    Of_bits
    
    Of_signal
    
    Unsafe_assoc_by_port_name
  - Sat
  - Sec
    
    Equivalence_result
    
    Instantiation_ports_match
    
    Proposition
  - Solver
  - Tseitin
    
    Make
    
    B
    
    S

Legend:
Library
Module
Module type
Parameter
Class
Class type

Parameters

module I : Hardcaml.Interface.S

module O : Hardcaml.Interface.S

Signature

type model := t

type t

type ltl := Hardcaml.Property.LTL.path

type ctl := Hardcaml.Property.CTL.state

val create : name:Base.string -> Hardcaml.Interface.Create_fn(I)(O).t -> t

val ltl : t -> (ltl Base.array I.t, ltl Base.array O.t) Circuit_properties.t

val ctl : t -> (ctl Base.array I.t, ctl Base.array O.t) Circuit_properties.t

val create_specification : t -> property Base.list -> model