package hardcaml_circuits

  1. Overview
  2. Docs
package hardcaml_circuits
Legend:
Library
Module
Module type
Parameter
Class
Class type

Parameters

Signature

module I : sig ... end
module O : sig ... end
val create : cut_through:bool -> capacity:int -> Hardcaml.Scope.t -> Hardcaml.Signal.t I.t -> Hardcaml.Signal.t O.t

Creates a combinational, showahead fifo. Namely, rd_valid will be asserted on the same cycle that data is written into the fifo. The data will be held at the output of the fifo until read_enable is asserted.

The actual capacity of the fifo is capacity + 1, due to additional registering. Note that when o.full is asserted, i.wr_enable is ignored, even if rd_enable is asserted at the same cycle.

Raises an exception if capacity < 1.

val hierarchical : ?instance:string -> cut_through:bool -> capacity:int -> Hardcaml.Scope.t -> Hardcaml.Signal.t I.t -> Hardcaml.Signal.t O.t
OCaml

Innovation. Community. Security.

GitHub Discord Twitter Peertube RSS
About
Changelog Releases Industrial Users Academic Users Why OCaml
Ecosystem
Packages Community Events OCaml Planet Jobs
Resources
Install OCaml Get Started Platform Tools Language Manual Standard Library API Books Exercises Papers OCaml Playground Logo
Policies
Carbon Footprint Governance Privacy Code of Conduct