package hardcaml

  1. Overview
  2. Docs
package hardcaml
Legend:
Page
Library
Module
Module type
Parameter
Class
Class type
Source

Module Parameter.Std_logicSource

9-state VHDL std_logic enumeration

Sourcetype t =
  1. | U
    (*

    Uninitialized

    *)
  2. | X
    (*

    Unknown

    *)
  3. | L0
    (*

    Logic 0

    *)
  4. | L1
    (*

    Logic 1

    *)
  5. | Z
    (*

    High impedance

    *)
  6. | W
    (*

    Weak - neither prefer 0 or 1

    *)
  7. | L
    (*

    Weak - prefer 0

    *)
  8. | H
    (*

    Weak - prefer 1

    *)
  9. | Don't_care
    (*

    Dont care

    *)
Sourceval compare : t -> t -> Base.Int.t
Sourceval sexp_of_t : t -> Ppx_sexp_conv_lib.Sexp.t
Sourceval u : t
Sourceval x : t
Sourceval l0 : t
Sourceval l1 : t
Sourceval z : t
Sourceval w : t
Sourceval l : t
Sourceval h : t
Sourceval don't_care : t
Sourcemodule Variants : sig ... end
include Base.Equal.S with type t := t
Sourcemodule Unstable : sig ... end
Sourceval to_int : t -> Base.Int.t

Provide the index of t in textual order. When passing a std_logic parameter from verilog to vhdl, we need to encode this type into an integer. For example, L1 = 4'd3.

Sourceval of_char_exn : Base.Char.t -> t

The OCaml char used in of_char and to_char is the same as used in VHDL.

Sourceval to_char : t -> Base.Char.t