package hardcaml

  1. Overview
  2. Docs
package hardcaml
Legend:
Library
Module
Module type
Parameter
Class
Class type

9-state VHDL std_logic enumeration

type t =
  1. | U
    (*

    Uninitialized

    *)
  2. | X
    (*

    Unknown

    *)
  3. | L0
    (*

    Logic 0

    *)
  4. | L1
    (*

    Logic 1

    *)
  5. | Z
    (*

    High impedance

    *)
  6. | W
    (*

    Weak - neither prefer 0 or 1

    *)
  7. | L
    (*

    Weak - prefer 0

    *)
  8. | H
    (*

    Weak - prefer 1

    *)
  9. | Don't_care
    (*

    Dont care

    *)
val compare : t -> t -> Base.Int.t
val all : t Hardcaml__.Import.List.t
val sexp_of_t : t -> Ppx_sexp_conv_lib.Sexp.t
val u : t
val x : t
val l0 : t
val l1 : t
val z : t
val w : t
val l : t
val h : t
val don't_care : t
module Variants : sig ... end
val equal : t Base__Equal.equal
module Unstable : sig ... end
val to_int : t -> Base.Int.t

Provide the index of t in textual order. When passing a std_logic parameter from verilog to vhdl, we need to encode this type into an integer. For example, L1 = 4'd3.

val of_char_exn : Hardcaml__.Import.Char.t -> t

The OCaml char used in of_char and to_char is the same as used in VHDL.

val to_char : t -> Hardcaml__.Import.Char.t
OCaml

Innovation. Community. Security.

GitHub Discord Twitter Peertube RSS
About
Changelog Releases Industrial Users Academic Users Why OCaml
Ecosystem
Packages Community Events OCaml Planet Jobs
Resources
Install OCaml Get Started Platform Tools Language Manual Standard Library API Books Exercises Papers OCaml Playground Logo
Policies
Carbon Footprint Governance Privacy Code of Conduct